



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/715,440	11/19/2003	Monier Maher	NVDA/AG-08-0114-US	3945
26290	7590	02/16/2010	EXAMINER	
PATTERSON & SHERIDAN, L.L.P. 3040 POST OAK BOULEVARD SUITE 1500 HOUSTON, TX 77056			BAHTA, KIDEST	
		ART UNIT	PAPER NUMBER	
		2123		
		MAIL DATE		DELIVERY MODE
		02/16/2010		PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No.	Applicant(s)	
	10/715,440	MAHER ET AL.	
	Examiner	Art Unit	
	KIDEST BAHTA	2123	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 21 December 2009.
 2a) This action is FINAL. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) _____ is/are pending in the application.
 4a) Of the above claim(s) 1-28 is/are withdrawn from consideration.
 5) Claim(s) _____ is/are allowed.
 6) Claim(s) 1-28 is/are rejected.
 7) Claim(s) _____ is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ . |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date <u>12/11/09</u> . | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| | 6) <input type="checkbox"/> Other: _____ . |

DETAILED ACTION

1. The amendment (RCE) filed on 12/21/09 has been received and fully considered; claims 1-28 are presented for examination.

Continued Examination Under 37 CFR 1.114

2. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on February 5, 2008 has been entered.

Abstract

3. The abstract of the disclosure is objected to because Applicant is reminded of the proper content of an abstract of the disclosure.

A patent abstract is a concise statement of the technical disclosure of the patent and should include that which is new in the art to which the invention pertains. If the patent is of a basic nature, the entire technical disclosure may be new in the art, and the abstract should be directed to the entire disclosure. If the patent is in the nature of an improvement in an old apparatus, process, product, or composition, the abstract should include the technical disclosure of the improvement. In certain patents, particularly those for compounds and compositions, wherein the process for making and/or the use thereof are not obvious, the abstract should set forth a process for making and/or use thereof. If the new technical disclosure involves modifications or alternatives, the abstract should mention by way of example the preferred modification or alternative.

Art Unit: 2123

The abstract should not refer to purported merits or speculative applications of the invention and should not compare the invention with the prior art.

Where applicable, the abstract should include the following:

- (1) if a machine or apparatus, its organization and operation;
- (2) if an article, its method of making;
- (3) if a chemical compound, its identity and use;
- (4) if a mixture, its ingredients;
- (5) if a process, the steps.

Abstract of the Disclosure: See MPEP § 608.01(f). A brief narrative of the disclosure as a whole in a single paragraph of 150 words or less commencing on a separate sheet following the claims. In an international application which has entered the national stage (37 CFR 1.491(b)), the applicant need not submit an abstract commencing on a separate sheet if an abstract was published with the international application under PCT Article 21. The abstract that appears on the cover page of the pamphlet published by the International Bureau (IB) of the World Intellectual Property Organization (WIPO) is the abstract that will be used by the USPTO. See MPEP § 1893.03(e).

Correction is required. See MPEP § 608.01(b).

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1-11 and 13-28 are rejected under 35 U.S.C. 103(a) as being unpatentable over. Van Hook et al. (US 6,342,892) in view of Suzuoki et al.(A Microprocessor with a 128-Bit CPU, Ten Floating-point MAC's Floating –Point Dividers, and an MPEG-2 Decoder)

Regarding claims 1-11 and 13-28, Van hook discloses,

1. A dedicated, hardware-based Physics Processing Unit (PPU), comprising: a vector processor adapted to perform multiple, parallel floating point operations to generate physics data (column 18, lines 8-11); and a data communication circuit adapted to communicate the physics data to a host (column 16, lines 7-9).
2. The PPU of claim 1, wherein the host comprises a Central Processing Unit (CPU), and the PPU further comprises: a PPU Control Engine (PCE) receiving commands from the CPU and controlling communication the physics data from the PPU to the host (Fig. 5, Fig. 2).
3. The PPU of claim 2, wherein the PPU further comprises: an external memory and an internal memory; and a Data Movement Engine (DME) controlling the movement of data between the external memory and the internal memory in response to instructions received from the PCE (Fig. 5, column 15, lines 1-3).
4. The PPU of claim 3, further comprising: a Floating Point Engine (FPE) performing multiple, parallel floating point operations on data stored in the internal memory (column 18, lines 8-11).
5. The PPU of claim 4, wherein the internal memory is operatively connected to the

DME, and further comprising: a high-speed memory bus operatively connecting an external high-speed memory to at least one of the DME and the FPE (column 22, lines 13-15; column 17, lines 17-19; column 18, lines 8-11).

6. The PPU of claim 5, wherein the internal memory comprises multiple banks allowing multiple data threading operations (column 19, lines 41-50).

7. The PPU of claim 3, wherein the PCE comprises control and communication software stored in a RISC core (column 19, lines 60-67).

8. The PPU of claim 5, wherein the internal memory comprises first and second banks, and wherein the DME further comprises: a first unidirectional crossbar connected to the first bank (column 2, lines 15-39); a second unidirectional crossbar connected to the second bank (column 2, lines 15-39); and, a bi-directional crossbar connecting first and second crossbars to the external high-speed memory (column 4, lines 14-22).

9. A dedicated, hardware-based Physics Processing Unit (PPU) connected within a system to a Central Processing Unit (CPU) and comprising: an external memory storing data; and, an Application Specific Integrated Circuit (ASIC) implementing a vector processor adapted to perform multiple, floating point operations (column 18, lines 8-11; column 16, lines 7-9; column 13, lines 13-16; column 8, lines 39-46).

10. The PPU of claim 9, wherein the system comprises a Personal Computer (PC); and wherein the PPU comprises an expansion board adapted for incorporation within the PC, the expansion board mounting the ASIC and the external memory (column 13, lines 13-16).

11. The PPU of claim 10, further comprising circuitry enabling at least one data communications protocol between the PPU and CPU (Fig. 2).

13. The PPU of claim 11, wherein the ASIC comprises a PPU Control Engine (PCE) receiving commands from the CPU and controlling data communications between the PPU and PC (Fig. 5).

14. The PPU of claim 13, wherein the ASIC further comprises: an internal memory (Fig. 2); and a Data Movement Engine (DME) controlling the movement of data between the external memory and the internal memory in response to instructions received from the PCE (column 19, lines 61-67; column 20, lines 1-8; column 61).

15. The PPU of claim 14, further comprising: a Floating Point Engine (FPE) performing multiple, parallel floating point operations on data stored in the internal memory (column 18, lines 8-11 and column 16, lines 7-9).

16. The PPU of claim 15, wherein the internal memory is operatively connected to the

DME, and further comprising: a high-speed memory bus operatively connecting the external memory to at least one of the DME and the FPE (Fig. 5, column 18, lines 8-11).

17. The PPU of claim 16, wherein the internal memory comprises multiple banks allowing multiple data threading operations (Fig. 5).

18. The PPU of claim 17, wherein the internal memory further comprises: an Inter-Engine memory transferring data between the DME and FPE (column 19, lines 60-67).

19. The PPU of claim 18, wherein the internal memory further comprises: a Scratch Pad memory (Fig. 6; column 19, lines 41-50).

20. The PPU of claim 14, further comprising a command packet queue transferring command packets from the PCE to the DME (column 19, lines 61-67; column 20, lines 1-8).

21. The PPU of claim 15, wherein the FPE comprises a plurality of Vector Floating-point Units (column 18, lines 8-11).

22. The PPU of claim 21, wherein at least one of the command packets defines a vector length of variable length (column 8, lines 39-46).

Art Unit: 2123

23. The PPU of claim 15, wherein the DME comprises a plurality of Memory Control Units (MCUs) and a Switch Fabric connecting the MCUs to the external memory (Fig. 5); and, wherein the FPE comprises a plurality of Vector Processing Engines (VPEs) receiving date from at least one of the MCUs via a VPE bus (.

24. The PPU of claim 23, wherein each Vector Processing Engine (VPE) comprises a plurality of Vector Processing Units (VPUs) receiving data from the VPE bus (column 17, lines 30-42).

25. The PPU of claim 24, wherein each VPU comprises: a dual bank Inter-Engine Memory (IEM) receiving data from the VPE bus (column 19, lines 61-67); one or more data registers receiving date from the IEM under the control of an associated Load/Store Unit; and an Execution Unit performing parallel floating point operations (column 2, lines 15-39, column 4, lines 14-22).

26. The PPU of claim 23, wherein at least one command packet received from the PCE defines a vector length of variable length (column 8, lines 39-46).

27. The PPU of claim 23, wherein the Switch Fabric comprises at least one crossbar circuit (column 2, lines 15-39, column 4, lines 14-22).

28. The PPU of claim 24, wherein each VPU is dynamically re-configurable (element 420).

However, Van Hook fails to disclose wherein the multiple. Parallel floating point operations are specified by a very long instruction word (VLIW) that is issues to the vector processor.

Suzuoki discloses wherein the multiple. Parallel floating point operations are specified by a very long instruction word (VLIW) that is issues to the vector processor see, *Page 1608, column 2, II. Design Approach ...a parallel operation architecture using multiple units with high data bandwidth capability using unit....VPUO operates for behavior and physical simulation and VPU1, operates for typical geometry operation ... (SIMD-type very long instruction word (VLIW) for local parallelism; page 1610, column 1, V. Vector process unit , a. Macro Architecture, Most of the floating-point calculations to be performed by the vector processing units are four-dimensional vector operation.*

It would have been obvious to a person of ordinary skill in the art at the time of invention was made to modify the teachings of Van Hook with the teachings of Suzoiki in order to balancing the memory access and floating-point calculations.

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the

invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Van Hook, and Suzuoki, as applied to claims 9-11 above, in view of Intel (Intel PCI and PCI Express; note that the subject matter relied upon in the reference is dated).

Claim 12, Van Hook does not disclose that the CPU and PPU communicate via at least one selected from a group of physical interfaces consisting of: USB, USB2, Firewire, PCI, PCI-X, PCI-Express, and Ethernet. On the other hand, Intel discloses of a PCI interface, or alternatively, of a PCI- Express interface (pages 2-3, PCI, PCI Express). The PCI interface is a tenfold performance gain over ISA, has plug-and-play capabilities, and is processor agnostic and flexible (Intel, page 2). Alternatively, the PCI- Express interface supports important features such as power management and the ability to handle both host-directed and peer-to-peer data transfers (Intel, page 3).

It would have been obvious to one of ordinary skill in the art at the time of the invention to implement a PCI interface, or alternatively, a PCI-Express interface, for the above reasons. Alternatively, one rationale that may be used to support the conclusion of obviousness is simple substitution of one known element for another to obtain predictable results, and Van Hook and Suzuoki as modified that there exists a bus that connects the CPU and the PPU.

Conclusion

6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

4. Any inquiry concerning this communication or earlier communications from the examiner should be directed Kidest Bahta whose telephone number is 571-272-3737.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Paul Rodriguez can be reached on 571-272-3753. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application information Retrieval IPAIRI system. Status information for published applications may be obtained from either Private PMR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAG system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/Kidest Bahta/

Primary Examiner, Art Unit 2123